HT93LC46 1k 3-wire CMOS Serial EePROM Features. Operating voltage VCC Read: V~V Write: V~V Low power consumption Operating: 5mA max. HT93LC46 datasheet, HT93LC46 circuit, HT93LC46 data sheet: HOLTEK – CMOS 1K 3-Wire Serial EEPROM,alldatasheet, datasheet, Datasheet search site for. HT93LC46 datasheet, HT93LC46 circuit, HT93LC46 data sheet: HOLTEK – 1K 3- Wire CMOS Serial EEPROM,alldatasheet, datasheet, Datasheet search site for.
|Published (Last):||24 March 2006|
|PDF File Size:||13.71 Mb|
|ePub File Size:||14.78 Mb|
|Price:||Free* [*Free Regsitration Required]|
The 8 bits or 16 bits data stream is preceded by a logical? By popular microcontroller, the versatile serial interface including chip select CSserial clock SKdata input DI and data output DO can be easily controlled.
The DO pin will remain low but when the operation is over, the DO pin will return to high and further instruction can be executed. The information appearing in this Data Sheet is believed to be accurate at the time of publication.
The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that datssheet present a risk to human life due ratasheet malfunction or otherwise. Since the internal auto-timing generator provides all timing signal for the erase-all operation, so the SK clock is not required.
The HT93LC46 contains seven instructions: The DO pin will remain low but when the operation is over the DO pin will return to high and further instruction can be executed.
HT93LC46 datasheet & applicatoin notes – Datasheet Archive
Taipei Sales Office 4F-2, No. For successful instructions, CS must be low once after the instruction is sent. After the data word has been read the internal address will be automatically incremented by 1 allowing the next consecutive data word to be read out without entering further address data. The auto-timing write cycle includes an automatic erase-before-write capability.
These are stress ratings only. By so doing, the internal memory data can be protected. After the write-all instruction set has been issued, the data writing is activated by the falling edge of CS. Stresses exceeding the range specified under? When the user selectable internal organization is arranged into 64? For the most up-to-date information, please visit our web site at http: These serial instruction data presented at the DI input will be written into the device at the rising edge of SK.
Holtek reserves the right to alter its products without prior notification. Since the internal auto-timing generator ht93c46 all timing signals for the write-all operation, so the SK clock is not required.
HT93LC46 Datasheet pdf – CMOS 1K 3-Wire Serial EEPROM – Holtek Semiconductor
No data can be written into the device in the programming disabled state. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability. Jt93lc46 bits of memory are organized into 64 words of 16 bits each when the ORG pin is connected to VCC or organized into words of 8 bits each when it is ht93c46 to VSS.
At both the power on and power off state the device automatically entered the disable mode. The DO pin will remain low but when the operation is over, the DO pin will return to high and further instructions can ht93l4c6 executed.
HT93LC46 Datasheet PDF
There is an internal pull-up resistor on the ORG pin. The data on DO pin changes during the low-to-high edge of SK signal.
The following are the functional descriptions and timing diagrams of ht93l4c6 seven instructions. After the erase-all instruction set has been issued, the data erase feature is activated by the falling edge of CS.
HT93C56-A, HT93LC46, HT93LC46A
Since the internal auto-timing generator provides all timing signal for the internal writing, so the SK clock is not required. Since the internal auto-timing generator provides all timing signals for the internal erase, so the SK clock is not required. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. However, Holtek assumes no datasheef arising from the use of the specifications described.
Test Conditions Input vatasheet and fall time: After power on, the device is by default in the EWDS state.